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This project investigates the filter 
design problem of phase-locked loops. 
First we use a graphical method to  
investigate whether there exists a 
conventional first-order filter with 
which the phase-locked loop would 
meet simultaneously several 
prescribed performance requirements. 
Under the premise that there exist 
several feasible solutions to the design 
problem we select the best set of filter 
coefficients in order to enhance the 
robustness of phase-locked 
performance. Cases involving loop 
amplifiers and the employment of 
higher-order filters will also be 
discussed. 



















































(1) 被動式延遲濾波器(passive lag 
filter)    














其中 CR11 =t ， CR22 =t 。
(2) 主動式延遲濾波器(active lag 




















= ， 111 CR=t ， 222 CR=t ，
而且 21 tt f 。
(3) 主動式比例積分濾波器(active PI 
filter)
























































WWL fD , TTL p , BBL p
的係數 1t 與 2t 的範圍(若無共同交集
則可適當調整性能要求,再重新進
行)，如圖二
圖二 被動式延遲濾波器係數 1t , 2t 與












P1 與壓控振盪器 P2 的內部擾動，以
及濾波器 21KKK = 的製造誤差，W1、
W2 與 Wk代表穩定的加權函數，Wr、
Wp 與 Wv代表適切(proper)穩定的加
權矩陣，Φr、Φp 與 Ö v代表外部雜
訊，我們要設計一強健濾波器 K，使
得這鎖相迴路具有下面四個性能( i)
在有內部擾動時保持內部穩定; ( ii ) 
在外部雜訊為零時，系統具備完美之
步階及斜坡輸入的追蹤能力; ( iii )
儘可能擴大系統所能容忍之內部擾
動範圍，亦即增加常態系統追蹤能力
的強健性; ( iv ) 抑制外部雜訊對追
蹤性能的影響。我們引用了內部模型
原理(internal model principle)以及混
合的H2 (降低噪音頻寬 LB )與H∞控制
器合成方法來設計濾波器 K，以下為
濾波器設計的演算法。













步驟 3：假設 ¥g 為訊號w = ( 1w , 2w , 3w )
到 z = ( 1z , 2z , 3z )的轉移函數的
¥H 範數之上界，而 2g 則為
rF 、 pF 與 vF 三個雜訊到追蹤






fa 。在一組 ¥H 性能以及
一組 2H 性能之線性矩陣不等
式的限制條件下[17]，我們求
解使目標函數 +¥ga1 22ga 最
小(使用 LMI Control 
toolbox)。
4步驟 4：將步驟 3 所得的變數解代入
公式[17]得到 K1。










用內部模型原理以及混合的 H2 與 H
∞控制器合成方法來處理。
六、參考文獻
[1] R.E. Best, Phase-locked loop: Design, Simulation, and
Applications,McGraw-Hill International,1997.
[2] G.C. Hsieh and J.C. Huang, Phase-Locked Loop Techniques- A 
Survey,IEEE Trans on Industrial Electronics, vol. 43, no.6, pp. 
609-615, 1996.
[3] A. Abu-Rgheff, M.N. Sumartana, I.G.G, Carrier phase tracking 
in digital radio communications, Electronics Letters , vol. 34, 
pp. 2306 –2307, 1998 
[4] C.Macabiau, B. Roturier, E. Chatre, R. Yazid,
N-multipath performance of GPS receivers, Position Location 
and Navigation Symposium, IEEE 2000 , pp. 41 –48, 2000 
[5] A. De Gloria, D. Grosso, M. Olivieri, and G. Restani, A novel 
stability analysis of a PLL for timing recovery in hard disk 
drives, IEEE Trans. Circuits and Systems-I: Fundamental 
Theory and Applications, vol. 46, no. 8, pp. 1026-1031, 1999.
[6] M.F. Lai, M. Nakano, and G.C. Hsieh, Application of Fuzzy 
logic 
in the phase-locked loop speed control of induction motor 
drive, IEEE
Trans on Industrial Electronics, vol. 43, no.6, pp. 630-639, 
1996. 
[7] J.W. Ahn, S.G. Oh, S.Y. Pyo, C.U. Kim, and Y.M. Hwang, 
Digital 
PLL technique for precise speed control of SR Drive, 
[8] M. Holtzman, M.S. Fadali, and B. Johnson, Robust Stability 
Analysis of a phase-locked loop voltage-controlled oscillator 
circuit, in Proc. American Control Conf., pp. 425-429, 1999.
[9] J.W.M. Bergmans, Effect of loop delay on stability of 
discrete-time PLL, IEEE Trans. Circuits and Systems-I: 
Fundamental Theory and Applications, vol. 42, no. 4, pp. 
229-231, 1995.
[10] N. Margaris and P. Mastorocostas, On the nonlinear behavior 
of the analog phase-locked loop: Synchronization, IEEE Trans 
on Industrial Electronics, vol. 43, no.6, pp. 621-629, 1996.
[11] C. Bonnet, J.R. Partington, and M. Sorine, Digital 
phase-locked loops tracked by a relay sensor, IEEE Trans. 
Communications, vol. 47, no. 5. pp. 667-669, 1999.
[12] J. Gustrau and M.H. Hoffmann, Reducing the PLL noise 
bandwidth by a Digital split-loop, IEEE Communications 
Letters, vol.3, no. 4, pp. 111-112, 1999.
[13] N.G. Kim and I.J. Ha, Design of ADPLL for both large lock-in 
range and good tracking performance, IEEE Trans. Circuits 
and Systems-II: Analog and Digital Signal Processing, vol. 46, 
no. 9, pp. 1192-1204, 1999.
[14] H.C. Chang, A. Borgioli, P.C. Yeh, and R.A. York, Analysis 
of oscillators with external feedback loop for improved locking 
range and noise reduction, IEEE Trans. Microwave Theory and 
Techniques, vol. 47, no. 8, pp. 1535-1543, 1999.
[15] J.P. DE Villiers and L.P. Linde, Theoretical evaluation and 
simulation of a novel phase-locked loop with low phase noise 
and fast settling times, Proc. Of the IEEE. 1999.
[16] K.Zhou and J.C. Doyle, Essentials of Robust Control,
Prentice Hall, 1998.
[17] C. Scherer,”Multiobjective output-feedback control via LMI 
optimization”, IEEE Trans. Aut. Control, vol. 42, pp. 896-911, 
1997.
